


FIG. 1



The diagram illustrates a pixel array 20, which is a portion of a display device. The array is organized into rows and columns. A vertical gate line, labeled GL_m , runs through the center. Two horizontal data lines, DL_n and $DL_{(n+1)}$, are shown. A common line, labeled COM , is connected to the bottom of the array. The array is divided into a **FIRST SIDE** (left) and a **SECOND SIDE** (right) by a dashed vertical line.

Two rows of pixels are shown. The first row, associated with data line DL_n , contains a pixel labeled PE_{mn} . This pixel includes a TFT transistor (TFT_{mn}), a capacitor (PEL_{mn}), and a storage capacitor (CL_{mn}). The second row, associated with data line $DL_{(n+1)}$, contains a pixel labeled $PE_{m(n+1)}$. This pixel includes a TFT transistor ($TFT_{m(n+1)}$), a capacitor ($PEL_{m(n+1)}$), and a storage capacitor ($CL_{m(n+1)}$). The COM line is connected to the bottom of the storage capacitors in both rows.

FIG. 3




FIG. 4




FIG. 5




FIG. 6




FIG. 7A




FIG. 7B




FIG. 8




FIG. 9A




FIG. 9B




FIG. 10




FIG. 11




FIG. 12




FIG. 13




FIG. 14




FIG. 15




FIG. 16




FIG. 17




FIG. 18




FIG. 19




FIG. 20




FIG. 21




FIG. 22




FIG. 23




FIG. 24




FIG. 25




FIG. 26

